

FIG. 1 is a schematic diagram of a system 100 for processing an input signal. The system 100 includes a stack of five octilinear layers (105, 110, 115, 120, 125) and a processing unit 130. The layers are connected in series, and the processing unit 130 receives the output of the layers. The system 100 is configured to process an input signal and generate an output signal.




Figure 1

FIG. 2 is a schematic diagram of a system 200 for processing an input signal. The system 200 includes a stack of five octilinear layers (205, 210, 215, 220, 225) and a processing unit 230. The layers are connected in series, and the processing unit 230 receives the output of the layers. The system 200 is configured to process an input signal and generate an output signal.




Figure 2




Figure 3




Figure 4

FIG. 5 is a schematic diagram of a system for providing a user with a visual representation of a data set. The system includes a data source 505 and a user interface 510. The data source 505 is connected to the user interface 510 via a network 515. The user interface 510 displays a grid 520. The grid 520 is divided into four quadrants by a vertical line 525 and a horizontal line 530. The top-left quadrant contains a box 535 with the letter 'C' inside. The top-right quadrant contains a box 540 with the letter 'C' inside. The bottom-left quadrant contains a box 545 with the letter 'C' inside. The bottom-right quadrant contains a box 550 with the letter 'C' inside. The grid 520 is also divided into four quadrants by a vertical line 525 and a horizontal line 530. The top-left quadrant contains a box 535 with the letter 'C' inside. The top-right quadrant contains a box 540 with the letter 'C' inside. The bottom-left quadrant contains a box 545 with the letter 'C' inside. The bottom-right quadrant contains a box 550 with the letter 'C' inside.




Figure 5

```

-List of Geometries
  --Each Geometry including a sequence of points & layer assignment
-Bounding box of the region
-Array of layer properties
  --Minimum wire size
  --Minimum spacing
  --Via sizes
  --Cost/Unit
-Netlist specifying a number of nets
  --Each net specifying a set of pins
  --Each pin specifying a set of ports
  --Each port specifying a set of geometries

```

Figure 6

```

-List of Geometries
  --Each Geometry including a sequence of points & layer assignment
  --List of connection nodes inside each pin geometry
-Bounding box of the region
-Array of layer properties
  --Minimum wire size
  --Minimum spacing
  --Via sizes
  --Cost/Unit
-Netlist specifying a number of nets
  --Each net specifying a set of pins
  --Each pin specifying a set of ports
  --Each port specifying a set of geometries
-For each layer, a graph specifying
  --Nodes
  --Edges
  --Faces

```

Figure 7




Figure 8

Figure 9

| Node |
|--|
| <ul style="list-style-type: none">-Net Identifier-One or more planar-path references to adjacent topological items in the same planar path-A pair of via-path references to up and down topological via items-A references to list of edges connected to the node-For each edge, an edge reference to the next or previous topological item on the edge-A reference to the geometry of the node-Vertex number identifying the vertex of the geometry-Location of the node |

1000

Figure 10

| Edge Item |
|---|
| <ul style="list-style-type: none">-Reference to its edge-Net Identifier-A pair of planar-path references to adjacent topological items in the same planar path-A pair of edge references to the next and previous topological item on the edge |


1100


| Face Item |
|--|
| <ul style="list-style-type: none">-Reference to its face-Net Identifier-Up to 3 planar-path references for adjacent topological items in the same planar path-A pair of via-path references for up and down topological via items-Bounding polygon that defines legal face item locations-Constraining Points and Distances |

1200

Figure 11

Figure 12








Figure 15A

Figure 15: Figure 15A
Figure 15B




Figure 15B




Figure 16




Figure 17

FIG. 18. A schematic diagram of a network of points and lines, showing a central point connected to four surrounding points, with additional lines connecting the surrounding points to form a square and a triangle.




Figure 18




Figure 19




Figure 20




Figure 21




Figure 22




Figure 23




Figure 25




Figure 26




Figure 27




Figure 28A

Figure 28: $\frac{\text{Figure 28A}}{\frac{\text{Figure 28B}}{\text{Figure 28C}}}$




Figure 28B




Figure 28C




Figure 29A

Figure 29: $\frac{\text{Figure 29A}}{\text{Figure 29B}}$




Figure 29B




Figure 30A




Figure 30B




Figure 32




Figure 33




Figure 34




Figure 31A

Figure 31: $\frac{\text{Figure 31A}}{\text{Figure 31B}}$




Figure 31B




Figure 35




Figure 36




Figure 38A




Figure 38B

| To: | | Node | Face Item | Edge Item |
|-------|-----------|---|--|--|
| From: | Node | <ul style="list-style-type: none"> • Planarity • Vias | <ul style="list-style-type: none"> • Vias | <ul style="list-style-type: none"> • Planarity • Vias • Edge Capacity |
| | Face Item | <ul style="list-style-type: none"> • Vias | <ul style="list-style-type: none"> • Vias | <ul style="list-style-type: none"> • Vias • Edge Capacity |
| | Edge Item | <ul style="list-style-type: none"> • Planarity • Vias | <ul style="list-style-type: none"> • Vias | <ul style="list-style-type: none"> • Planarity • Vias • Edge Capacity |

Figure 37




Figure 39A




Figure 39B




Figure 40




Figure 41




Figure 42




Figure 44




Figure 45




Figure 46




Figure 43

FIG. 47 is a schematic diagram of a system for controlling a vehicle's movement. The system includes a vehicle 4700, a control unit 4705, and a sensor unit 4710. The control unit 4705 is connected to the vehicle 4700 and the sensor unit 4710. The sensor unit 4710 is connected to the control unit 4705. The control unit 4705 is connected to the vehicle 4700. The sensor unit 4710 is connected to the control unit 4705.




FIGURE 47




FIGURE 48A




FIGURE 48B




FIGURE 48C

FIG. 48D is a schematic diagram of a system 4800. The system 4800 includes a first device 4810, a second device 4820, and a third device 4830. The first device 4810 is connected to the second device 4820, and the second device 4820 is connected to the third device 4830. The first device 4810 is also connected to the third device 4830. The first device 4810 is a mobile device, the second device 4820 is a server, and the third device 4830 is a database. The first device 4810 is connected to the second device 4820 via a network 4840. The second device 4820 is connected to the third device 4830 via a network 4850. The first device 4810 is also connected to the third device 4830 via a network 4860.




FIGURE 48D



Figure 49A




Figure 49B




Figure 49C




FIGURE 50




Figure 51




FIGURE 52




Figure 53

Figure 53: Figure 53A
Figure 53B




Figure 53B




Figure 54




Figure 55




Figure 56




Figure 57




Figure 58





Figure 59




Figure 60




Figure 61




Figure 62




Figure 63




Figure 64






Figure 65

(1)



(2)



(3)



Figure 66

(1)



(2)




Figure 67




Figure 68




Figure 69

1000 2000 3000 4000 5000 6000 7000 8000 9000 10000 11000 12000 13000 14000 15000 16000 17000 18000 19000 20000 21000 22000 23000 24000 25000 26000 27000 28000 29000 30000 31000 32000 33000 34000 35000 36000 37000 38000 39000 40000 41000 42000 43000 44000 45000 46000 47000 48000 49000 50000 51000 52000 53000 54000 55000 56000 57000 58000 59000 60000 61000 62000 63000 64000 65000 66000 67000 68000 69000 70000 71000 72000 73000 74000 75000 76000 77000 78000 79000 80000 81000 82000 83000 84000 85000 86000 87000 88000 89000 90000 91000 92000 93000 94000 95000 96000 97000 98000 99000 100000




Figure 70




Figure 71




Figure 72




Figure 73




Figure 77




Figure 74




Figure 75




Figure 76




Figure 78




Figure 79




Figure 80




Figure 81

Figure 82

FIG. 83 is a block diagram of a system 8300 in accordance with the present invention. The system 8300 includes a processor 8310, a memory 8315, a storage device 8325, a network 8365, and a set of input devices 8330 and a set of output devices 8335. The processor 8310, memory 8315, storage device 8325, network 8365, input devices 8330, and output devices 8335 are all connected to a system bus 8305. The processor 8310 is connected to the system bus 8305 via a bus interface 8310. The memory 8315 is connected to the system bus 8305 via a memory controller 8315. The storage device 8325 is connected to the system bus 8305 via a storage controller 8325. The network 8365 is connected to the system bus 8305 via a network interface 8365. The input devices 8330 and output devices 8335 are connected to the system bus 8305 via a device controller 8330/8335.




Figure 83